

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		· FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/788,492	03/01/2004	Nobuaki Hashimoto	118876	118876 9029	
25944	7590 09/06	EXAM	EXAMINER		
OLIFF & B	ERRIDGE, PLC	RICHARDS	RICHARDS, N DREW		
P.O. BOX 19 ALEXANDE	9928 NA, VA 22320	ART UNIT	PAPER NUMBER		
	<b></b> ,	2815	2815		
	•	DATE MAILED: 09/06/200	DATE MAILED: 09/06/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Appli	cation No.	Applicant(s)				
Office Action Summary		Appn	cation NO.	''				
		10/78	38,492	HASHIMOTO, NO	HASHIMOTO, NOBUAKI			
		Exam	iner	Art Unit				
			ew Richards	2815				
Period fo	The MAILING DATE of this commun or Reply	ication appears o	the cover sheet with th	e correspondence a	ddress			
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD F CHEVER IS LONGER, FROM THE N nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this comm p period for reply is specified above, the maximum st re to reply within the set or extended period for reply reply received by the Office later than three months and patent term adjustment. See 37 CFR 1.704(b).	IAILING DATE OF of 37 CFR 1.136(a). In nunication. atutory period will apply a will, by statute, cause the	THIS COMMUNICAT no event, however, may a reply be and will expire SIX (6) MONTHS for e application to become ABANDO	ON. e timely filed rom the mailing date of this of the control (35 U.S.C. § 133).				
Status								
1)🖂	Responsive to communication(s) file	ed on <i>07 July 200</i>	<b>6</b> .					
·	-	2b)⊠ This action						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
,	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	ion of Claims							
4)⊠	Claim(s) 1-18 is/are pending in the	application.						
•	4a) Of the above claim(s) is/are withdrawn from consideration.							
5) 🗌	Claim(s) is/are allowed.							
6)⊠	⊠ Claim(s) <u>1-18</u> is/are rejected.							
7)								
8)□	Claim(s) are subject to restrict	ction and/or electi	on requirement.					
Applicati	ion Papers				•			
9) 🗍	The specification is objected to by th	e Examiner.						
10)⊠ The drawing(s) filed on <u>01 March 2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority ι	under 35 U.S.C. § 119							
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a)⊠ All b)□ Some * c)□ None of:								
	1.⊠ Certified copies of the priority							
	2. Certified copies of the priority							
	3. Copies of the certified copies	, ,		eived in this Nationa	i Stage			
* *	application from the Internation	•		aired.				
- 3	See the attached detailed Office action	on for a list of the	certified copies not rece	avea.				
Attachmen			4)	nony (BTO 442)				
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (I	PTO-948)	4) Interview Summ Paper No(s)/Ma					
3) 🔲 Infor	mation Disclosure Statement(s) (PTO/SB/08)	•	5) Notice of Inform					
Pape	er No(s)/Mail Date		6)					

Application/Control Number: 10/788,492 Page 2

Art Unit: 2815

### **DETAILED ACTION**

### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 7/7/06 has been entered.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1, 3, 5, 11, 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakanishi (US 6,756,252 B2) in view of Ling et al. (USPAT 6,445,069 B1).

With regard to claim 1, Nakanishi teaches an electronic device in figures 10B and 10C comprising:

- a substrate 84 on which an interconnect pattern 100 is formed;
- a chip component 10 having a base material and having a first surface (top surface) on which a pad 12 is formed and a second surface (bottom surface)

opposite to the first surface, the chip component 10 being mounted in such a manner that the second surface faces the substrate 84;

- a metal layer 102 formed on the pad;
- an insulating section 104 formed adjacent to the chip component 10; and
- an interconnect 106/108 which is formed to extend from above the top of the metal layer 102, over the insulating section 104 and to above the interconnect pattern 100, the interconnect covering all the lateral surfaces of the metal layer.

Nakanishi does not explicitly teach the metal layer formed of a plurality of layers including a diffusion prevention layer in contact with the pad and an uppermost layer being less oxidizable than the pad, the diffusion preventing layer preventing any diffusion of material formed thereabove into the base material of the chip component.

Ling et al. teach a chip component 10 of a base material having a first surface on which a pad 26 is formed and metal layer 32/34/36 formed of a plurality of layers including a diffusion prevention layer 32/34 in contact with the pad and an uppermost layer 36 being less oxidizable than the pad, the diffusion prevention layer preventing any diffusion of material formed thereabove into the base material of the chip component.

Nakanishi and Ling et al. are from the same field of endeavor. At the time of the invention, it would have been obvious to one of ordinary skill in the art to form the metal layer 32/34/36 of a plurality of layers by the method taught by Ling et al. on the pad 12 of Nakanishi. The motivation for doing so is to allow the use of copper interconnect metallization while facilitating the electrical coupling of connection pads to supporting

substrates or other packaging while using known metal deposition processes in a simple and inexpensive manner that is compatible with gold bond wires, solder bumps. and other common circuit connection methods and that allows tight spacings between adjacent connections pads without compromising the reliability of the integrated circuit.

With regard to claim 3, the insulating section has an inclined surface descending in an outward direction from the chip component.

With regard to claim 5, Nakanishi as combined with Ling et al. above perform the claimed "mounting" and "forming" steps as claimed to arrive at the same device of claim 1.

With regard to claim 11, the insulating section has an inclined surface descending in an outward direction from the chip component.

With regard to claim 17, Nakanishi teaches a circuit board (unlabeled bottom cross-hatched portion in figure 10B) on which the device of claim 1 is mounted.

With regard to claim 18, the device of Nakanashi is considered an electronic instrument.

Claims 6, 7, 12 and 13 are rejected under 35 U.S.C. 103(a) as being 4. unpatentable over Nakanishi with Ling et al. as applied to claims 1, 3, 5, 11, 17 and 18 above, and further in view of Ito et al. (US Patent No. 6,625,032 B1).

With regard to claims 6 and 7, Nakanishi does not explicitly teach the interconnect being formed of a dispersant including electrically conductive particles or forming the layer includes ejecting the material over the metal layer, the insulating

Art Unit: 2815

section, and the interconnect pattern. Nakanishi teach the interconnect being conductive ink but does not explicitly teach a "dispersant including electrically conductive particles."

Ito et al. teach on column 1 lines 30-37 that a dispersant including electrically conductive particles is ejected onto a substrate to form conductive layers. It would have been obvious to one of ordinary skill in the art at the time of the invention to use the prior art conductive particles in dispersant ejecting method of Ito et al. in the method of Nakanishi to obtain rapid implementation of interconnects on surfaces.

With regard to claims 12 and 13, Nakanishi teach the insulating section has an inclined surface descending in an outward direction from the chip component.

5. Claims 2, 4, 8-10 and 14-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakanishi with Ling et al. or Nakanishi with Ling et al. with Ito et al. as applied to claims 1, 3, 5-7, 11-13, 17 and 18 above, and further in view of JP 01-164044.

With regard to claims 2 and 8-10, Nakanishi does not teach the insulating section being formed of a resin. Nakanishi teach the insulating section 104 being formed of any suitable non-conducting material with can be applied to the die, such as epoxy or polyimide (see column 5 lines 45-47). Nakanishi teach the insulating section applied over the substrate 84 and along the side of the chip 10 to surround the chip. JP 01-164044 teach forming an insulating section in a configuration similar to that of Nakanishi in that it is formed on the substrate 1 and along the side of the chip 4 to surround the

Art Unit: 2815

chip. JP 01-164044 teach the insulating section being formed of resin. At the time of the invention it would have been obvious to one of ordinary skill in the art to employ a resin as taught by JP 01-164044 for the insulating section 104 of Nakanishi. Nakanishi teaches that any suitable non-conducting material can be used and JP 01-164044 merely teaches one example of a suitable material (resin) used in the same manner as Nakanishi. It has been held that the use of conventional materials to perform their known functions in a conventional process is obvious. *In Re Raner* 134 USPQ 343 (CCPA 1962). Further, it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice. *In Re Leshin*, 15 USPQ 416.

With regard to claims 4 and 14-16, Nakanishi teach the insulating section having an inclined surface descending in an outward direction from the chip component.

#### Double Patenting

6. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140

F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

Page 7

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

7. Claims 1-18 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-34 of copending Application No. 10/788449 in view of Nakanishi and Ling et al. Claims 1-34 contain all the limitations of claims 1-18 except for a metal layer on the pad where the metal layer is a plurality of layers as claimed, the insulating section having an inclined surface, and the interconnect pattern covering all the lateral surfaces of the metal layer. However, the plurality of metal layers as claimed is obvious in view of Ling et al. for the same reasons as explained above. The insulating section having an inclined surface is obvious in view of Nakanishi which teaches an incline in the insulator to allow for a

Application/Control Number: 10/788,492

Art Unit: 2815

plane with no steep stepped part so that a low cost interconnection method such as

Page 8

screen printing can be used.

This is a provisional obviousness-type double patenting rejection.

Response to Arguments

8. Applicant's arguments with respect to claims 1-18 have been considered but are

moot in view of the new ground(s) of rejection.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to N. Drew Richards whose telephone number is (571)

272-1736. The examiner can normally be reached on Monday-Friday 9:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Ken Parker can be reached on (571) 272-2298. The fax phone number for

the organization where this application or proceeding is assigned is 571-273-8300.

PRIMARY EXAMINER

Application/Control Number: 10/788,492

Art Unit: 2815

Page 9

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

N, DREW RICHARDS PRIMARY EXAMINER